

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/685,938	10/15/2003	Yee-Chia Yeo	TSM03-0926	7692
43859 75	10/19/2005		EXAMINER	
SLATER & MATSIL, L.L.P.			FARAHANI, DANA	
17950 PRESTON ROAD, SUITE 1000 DALLAS, TX 75252			ART UNIT PAPER NUMBER	
			2891	

DATE MAILED: 10/19/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

	<u> </u>				
·	Application No.	Applicant(s)			
0.65	10/685,938	YEO ET AL.			
Office Action Summary	Examiner	Art Unit			
	Dana Farahani	2891			
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address			
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tin iill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).			
Status					
1) ☐ Responsive to communication(s) filed on <u>03 At</u> 2a) ☐ This action is FINAL . 2b) ☐ This 3) ☐ Since this application is in condition for allowar closed in accordance with the practice under E	action is non-final. nce except for formal matters, pro				
Disposition of Claims					
4) ⊠ Claim(s) 1-19 is/are pending in the application. 4a) Of the above claim(s) is/are withdray 5) □ Claim(s) is/are allowed. 6) ⊠ Claim(s) 1-19 is/are rejected. 7) □ Claim(s) is/are objected to. 8) □ Claim(s) are subject to restriction and/or	vn from consideration.				
Application Papers	·				
9) The specification is objected to by the Examine 10) The drawing(s) filed on is/are: a) acce Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Ex	epted or b) objected to by the drawing(s) be held in abeyance. Selion is required if the drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119					
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 					
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal F 6) Other:				

Art Unit: 2891

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

2. Claims 1, 2, 4, 5, 9, 11, and 12-16 are rejected under 35 U.S.C. 102(e) as being anticipated by Umebayashi (US Patent Application Publication 2003/0011032), hereinafter '032 reference, previously cited.

Regarding claims 1, 2, 9, and 13, the '032 reference discloses in figure 5A, a semiconductor chip comprising:

a semiconductor substrate comprising an active region (all of the horizontal surface beneath and between the isolation regions 12 of figure 3A);

a first transistor structure 71 (the left gate of the plurality of gates which are numbered 71) formed in/on the active region, the first structure having source and drain 74, and its gate is fully silicided by the silicide 75;

and

at least one dummy silicide structure (the dummy silicided gate 71, the right most gate of the plurality of gates numbered 71 in the figure).

Regarding claims 4 and 15, the dummy silicide region is located in the active region.

Art Unit: 2891

Regarding claims 5 and 16, the dummy structure is located in an isolation region separate from the active region (note that "in" is defined as location, or position within limits).

Regarding claim 11, the '032 reference discloses an etch stop layer, 25 of figure 8, overlying portions of the first structure.

Regarding claim 12, a dielectric layer 18 overlies the first structure and the dummy silicide structure.

Regarding claim 14, electrical contacts 84 and 87, of figures 7B and 8, respectively, are coupled to the respective gate, source, and the drain regions.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claim 3 is rejected under 35 U.S.C. 103(a) as being unpatentable over the '032 reference as applied to claim 2 above, and further in view of Yu (US Patent 6,686,248), previously cited.

The '032 reference discloses the claimed invention, as discussed above, except for a gate dielectric comprising a high permittivity dielectric selected from the group consisting of aluminum oxide, hafnium oxide and such.

Yu discloses that these materials are used as high dielectric constant material of a gate dielectric. Therefore, it would have been obvious to one of ordinary in the art at the time of the invention to use these materials as the gate dielectric of the '032 reference since it was known in

Art Unit: 2891

the art that high dielectric constant materials are used as gate electrodes. See In re Leshin, 125 USPQ 416, for the proposition that it is within the general skill of a worker in the art to select a known material on the basis of its suitability for the intended use.

5. Claims 6, 7, 17 and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over the '032 reference as applied to claim 1 above, and further in view of Paton et al., hereinafter Paton (US Patent 6,873,051), previously cited.

The '032 reference discloses the claimed invention, as discussed above, except for the dummy silicide structure is nickel silicide.

Paton discloses nickel silicide in a gate silicide structure offers advantages such as low temperature formation (see column 1, lines 45-48). Therefore, it would have been obvious to one of ordinary in the art at the time of the invention to use Nickel silicide as the silicide layer of the '032 reference since the advantages of using Nickel as a gate silicide were known in the art. See In re Leshin, 125 USPQ 416, for the proposition that it is within the general skill of a worker in the art to select a known material on the basis of its suitability for the intended use.

6. Claims 8 and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over the '032 reference, as applied to claim 1 above, and further in view of Holmes et'al., hereinafter Holmes (US Patent 6,797,641), previously cited.

The '032 reference discloses the claimed invention, as discussed above, except for the dummy silicide structure comprises germanium.

Holmes discloses a gate structure comprises germanium silicide (see column 2, lines 14-22), further disclosing this gate structure improves reliability of the gate structure (see column 1).

Therefore, it would have been obvious to one of ordinary in the art at the time of the invention to

Art Unit: 2891

use germanium in the structure of the gates of the '032 reference to improve the reliability of the DRAM structure therein. See In re Leshin, 125 USPQ 416, for the proposition that it is within the general skill of a worker in the art to select a known material on the basis of its suitability for the intended use

7. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over the '032 reference as applied to claim 1 above, and further in view of Darmawan et al., hereinafter Darmawan (US Patent 5,994,759), previously cited.

The '032 reference discloses the claimed invention, as discussed above, except for the substrate is a semiconductor-on-insulator (SOI) substrate.

Darmawan discloses advantages associated with a SOI substrate, versus a non-SOI substrate. These advantages include parasitic capacitance reduction and improved device isolation (see column 1, lines 15-20). Therefore, it would have been obvious to one of ordinary in the art at the time of the invention to use a SOI structure in the structure of the '032 reference to benefit from the advantages associated with the SOI structures, as mentioned above.

Response to Arguments

8. Applicants' arguments filed on 8/30/05 have been fully considered but they are not persuasive.

Applicants argue that the dummy gate of the '032 reference (as defined in the above rejections; i.e. the dummy silicided gate 71, the right most gate of the plurality of gates numbered 71 in figure 5A) is not a dummy gate (see applicants' Remarks, page 6). However, the reference discloses in figure 5A, that the gate has separating trench isolation right beneath it.

Art Unit: 2891

Therefore, it does not function as a conventional gate, hence it is a dummy, or non-functional gate. Even though, the gate is connected to connection 41, it does not play a role in device operation. Note that it is surrounded on all sides (except the top) by insulators 21 and 76 (of figure 5A) and 12 (of figure 3A), and it does not in any way acts as an active circuit element, such as an active gate, which includes corresponding source and drain regions would.

Conclusion

9. THIS ACTION IS MADE FINAL. Applicants are reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dana Farahani whose telephone number is (571)272-1706. The examiner can normally be reached on M-F 9:00AM - 5:00PM.

Application/Control Number: 10/685,938 Page 7

Art Unit: 2891

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bill Baumeister can be reached on (571)272-1722. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

D. Farahani

HOAI! PHAM
PRIMARY EXAMINER